Departamento de Computação da Universidade Federal de São Carlos
Popular repositories Loading
-
-
-
basic-operators
basic-operators Public templateSimulação 01 - Operadores básicos da linguagem Verilog
Verilog 1
-
-
structural-modules
structural-modules Public templateSimulação 04 - Verilog Estrutural, instanciando e conectando módulos
Verilog
-
structural-mux
structural-mux Public templateSimulação 05 - Verilog Estrutural, instanciando e conectando módulos novamente
Verilog 2
Repositories
- behavioral-brown Public template
- behavioral-brown-backup Public template
Simulação 11 - Evitando código comportamental para funções combinacionais
- structural-mux Public template
Simulação 05 - Verilog Estrutural, instanciando e conectando módulos novamente
- structural-modules Public template
Simulação 04 - Verilog Estrutural, instanciando e conectando módulos
- aoc2025s2-risc-v-pipeline-gp-b-1 Public Forked from DC-UFSCar/dc-ufscar-aoc-2025s2-10-risc-v-pipeline-riscv-pipeline
dc-ufscar-aoc-2025s2-10-risc-v-pipeline-riscv-pipeline created by GitHub Classroom
- aoc2025s2-risc-v-pipeline-gp-c-1 Public Forked from DC-UFSCar/dc-ufscar-aoc-2025s2-10-risc-v-pipeline-riscv-pipeline
dc-ufscar-aoc-2025s2-10-risc-v-pipeline-riscv-pipeline created by GitHub Classroom
- aoc2025s2-risc-v-pipeline-gp-b-8 Public Forked from DC-UFSCar/dc-ufscar-aoc-2025s2-10-risc-v-pipeline-riscv-pipeline
dc-ufscar-aoc-2025s2-10-risc-v-pipeline-riscv-pipeline created by GitHub Classroom
Top languages
Loading…
Most used topics
Loading…