Skip to content
View 2005ikram's full-sized avatar
  • Engennering student
  • ALGERIA

Block or report 2005ikram

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Sorting_Algorithms_Viaualized Sorting_Algorithms_Viaualized Public

    C 1

  2. Coulomb-Petential-Well Coulomb-Petential-Well Public

    Python

  3. crystal-potential-well crystal-potential-well Public

    Python

  4. verilog-gate-delay-simulation verilog-gate-delay-simulation Public

  5. verilog-gatedelay-simulation verilog-gatedelay-simulation Public

    Gate-level Verilog simulation with propagation delays and waveform analysis.

    SystemVerilog

  6. 16-bit-Adder-Architecture-Comparison 16-bit-Adder-Architecture-Comparison Public

    Professional Verilog implementation and analysis of 16-bit Ripple Carry and Carry Lookahead Adders.

    Verilog